VHDL System Design